

US009543445B2

(12) United States Patent

Yamazaki et al.

(54) SEMICONDUCTOR DEVICE WITH OXIDE SEMICONDUCTOR LAYER

(71) Applicant: Semiconductor Energy Laboratory

Co., Ltd., Atsugi-shi, Kanagawa-ken

(JP)

(72) Inventors: Shunpei Yamazaki, Setagaya (JP);

Hiromichi Godo, Isehara (JP); Daisuke

Kawae, Kisarazu (JP)

(73) Assignee: Semiconductor Energy Laborartory

Co., Ltd., Kanagawa-ken (JP)

(*) Notice: Subject to any disclaimer, the term of this

patent is extended or adjusted under 35

U.S.C. 154(b) by 94 days.

(21) Appl. No.: 14/666,761

(22) Filed: Mar. 24, 2015

(65) **Prior Publication Data**

US 2015/0194535 A1 Jul. 9, 2015

Related U.S. Application Data

(60) Continuation of application No. 14/151,046, filed on Jan. 9, 2014, now Pat. No. 9,006,025, which is a (Continued)

(30) Foreign Application Priority Data

Dec. 25, 2009 (JP) 2009-294738

(51) Int. Cl. *H01L 29/786* (2006.01) *H01L 29/423* (2006.01)

(Continued)

(52) **U.S. Cl.** CPC *H01L 29/7869* (2013.01); *H01L 29/1033* (2013.01); *H01L 29/42384* (2013.01);

(Continued)

(10) Patent No.: US 9,543,445 B2

(45) **Date of Patent: Jan. 10, 2017**

(58) Field of Classification Search

(56) References Cited

U.S. PATENT DOCUMENTS

4,335,161 A * 6/1982 Luo H01L 21/033 148/DIG. 106

5,731,856 A 3/1998 Kim et al.

(Continued)

FOREIGN PATENT DOCUMENTS

P 1737044 A 12/2006 P 2226847 A 9/2010 (Continued)

OTHER PUBLICATIONS

Taiwanese Office Action (Application No. 104123763) Dated Mar. 7, 2016.

(Continued)

Primary Examiner — Evan Pert (74) Attorney, Agent, or Firm — Robinson Intellectual Property Law Office; Eric J. Robinson

(57) ABSTRACT

A semiconductor device which includes an oxide semiconductor layer, a source electrode and a drain electrode electrically connected to the oxide semiconductor layer, a gate insulating layer covering the oxide semiconductor layer, the source electrode, and the drain electrode, and a gate electrode over the gate insulating layer is provided. The thickness of the oxide semiconductor layer is greater than or equal to 1 nm and less than or equal to 10 nm. The gate insulating layer satisfies a relation where \in ,/d is greater than or equal to 0.08 (nm⁻¹) and less than or equal to 7.9 (nm⁻¹) when the relative permittivity of a material used for the gate insulating layer is \in , and the thickness of the gate insulating (Continued)

